A Flexible LDPC/Turbo Decoder Architecture

Journal of Signal Processing Systems- United States

doi 10.1007/s11265-010-0477-6

Full Text

Abstract

Available in

Categories

Systems Engineering

Information Systems

Signal Processing

Theoretical Computer Science

Date

April 9, 2010

Authors

Joseph R. Cavallaro

Publisher

Springer Science and Business Media LLC

Related search

Flexible and High-Efficiency Turbo Product Code Decoder Design

IEICE Electronics Express

Electronic Engineering

Condensed Matter Physics

Magnetic Materials

English

LDPC Decoder Architecture for DVB-S2 and DVB-S2X Standards

English

LDPC Encoder and Decoder Architecture for Coding 3-Bit Message Vector

International Journal of Security and its Applications

Computer Science

English

High-Throughput Contention-Free Concurrent Interleaver Architecture for Multi-Standard Turbo Decoder

English

Parallel Interleaver Architecture With New Scheduling Scheme for High Throughput Configurable Turbo Decoder

English

VLSI Decoder Architecture for High Throughput, Variable Block-Size and Multi-Rate LDPC Codes

English

Efficient DSP Implementation of an LDPC Decoder

English

Ultra-Light Decoder for Turbo Product Codes

IEEE Communications Letters

Electronic Engineering

Computer Science Applications

Danish

Low Complexity Decoder for CCSDS Turbo Codes

IOSR Journal of Electronics and Communication Engineering

English