A Flexible LDPC/Turbo Decoder Architecture

Journal of Signal Processing Systems - United States
doi 10.1007/s11265-010-0477-6
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Springer Science and Business Media LLC

Related search

Flexible and High-Efficiency Turbo Product Code Decoder Design

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2012English

LDPC Decoder Architecture for DVB-S2 and DVB-S2X Standards

2015English

LDPC Encoder and Decoder Architecture for Coding 3-Bit Message Vector

International Journal of Security and its Applications
Computer Science
2015English

High-Throughput Contention-Free Concurrent Interleaver Architecture for Multi-Standard Turbo Decoder

2011English

Parallel Interleaver Architecture With New Scheduling Scheme for High Throughput Configurable Turbo Decoder

2013English

VLSI Decoder Architecture for High Throughput, Variable Block-Size and Multi-Rate LDPC Codes

2007English

Efficient DSP Implementation of an LDPC Decoder

English

Memory Optimization of MAP Turbo Decoder Algorithms

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
2001English

Ultra-Light Decoder for Turbo Product Codes

IEEE Communications Letters
Electronic EngineeringSimulationComputer Science ApplicationsElectricalModeling
2018English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy