A Parallel Connected Component Labeling Architecture for Heterogeneous Systems-On-Chip

Electronics (Switzerland) - Switzerland
doi 10.3390/electronics9020292
Full Text
Abstract

Available in full text

Date
Authors
Publisher

MDPI AG

Related search

A New Connected-Component Labeling Algorithm

IEICE Transactions on Information and Systems
Electronic EngineeringPattern RecognitionHardwareComputer VisionElectricalArchitectureArtificial IntelligenceSoftware
2015English

Connected Component Labeling Using Quadtrees

Journal of the ACM
ControlSystems EngineeringInformation SystemsHardwareArchitectureArtificial IntelligenceSoftware
1981English

Design Considerations for Optically Connected Systems on Chip

2003English

On-Chip Bus Architecture Optimization for Multi-Core SoC Systems

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2007English

Connected Component Labeling Algorithm for Very Complex and High-Resolution Images on an FPGA Platform

2015English

A Framework for Efficient Execution of Data Parallel Irregular Applications on Heterogeneous Systems

Parallel Processing Letters
HardwareTheoretical Computer ScienceArchitectureSoftware
2015English

Connected Components Labeling on DRAGs

2018English

A Multi-Chip Data Acquisition System Based on a Heterogeneous System-On-Chip Platform

Springer proceedings in physics
High Energy PhysicsNuclear
2018English

Parallel Overloaded CDMA Crossbar for Network on Chip

Facta universitatis - series: Electronics and Energetics
2019English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy