On-Chip Bus Architecture Optimization for Multi-Core SoC Systems

Lecture Notes in Computer Science - Germany
doi 10.1007/978-3-540-75664-4_30
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Springer Berlin Heidelberg

Related search

Optimization Model for Multi-Vehicle-Type Structure in Urban Bus Systems

Mathematical Problems in Engineering
MathematicsEngineering
2017English

Robust On-Chip Bus Architecture Synthesis for MPSoCs Under Random Tasks Arrival

2008English

FPGA Implementation of Network-On-Chip Router Architecture for Multicore-SoC Communication Paradigm

International Journal of Advance Engineering and Research Development
2014English

Investigating Memory Optimization of Hash-Index for Next Generation Sequencing on Multi-Core Architecture

2012English

Multi-Temperature Testing for Core-Based System-On-Chip

2010English

SOC Test-Architecture Optimization for the Testing of Embedded Cores and Signal-Integrity Faults on Core-External Interconnects

ACM Transactions on Design Automation of Electronic Systems
Computer Science ApplicationsElectronic EngineeringComputer GraphicsElectricalComputer-Aided Design
2009English

Bus Encoding Architecture for Low-Power Implementation of an AMBA-based SoC Platform

IEE Proceedings - Computers and Digital Techniques
2002English

Multi-Core Architecture Design for Ultra-Low-Power Wearable Health Monitoring Systems

2012English

A Parallel Connected Component Labeling Architecture for Heterogeneous Systems-On-Chip

Electronics (Switzerland)
ControlElectronic EngineeringSignal ProcessingComputer NetworksSystems EngineeringHardwareCommunicationsElectricalArchitecture
2020English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy