Worst-Case Reaction Time Optimization on Deterministic Multi-Core Architectures With Synchronous Languages

doi 10.1109/rtcsa.2019.8864570
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE

Related search

Polynomial Time Learnability of Simple Deterministic Languages

Machine Learning
Artificial IntelligenceSoftware
1990English

Worst Case Network Tolerance Optimization

IEEE Transactions on Microwave Theory and Techniques
Electronic EngineeringRadiationElectricalCondensed Matter Physics
1975English

Improving Branch Prediction for Thread Migration on Multi-Core Architectures

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2017English

Measurement Based WCET Analysis for Multi-Core Architectures

2014English

Computing Probable Maximum Loss in Catastrophe Reinsurance Portfolios on Multi-Core and Many-Core Architectures

Concurrency Computation Practice and Experience
Computer NetworksCommunicationsComputer Science ApplicationsComputational TheoryMathematicsTheoretical Computer ScienceSoftware
2015English

Study of Variations of Native Program Execution Times on Multi-Core Architectures

2010English

Obstacles in Worst-Case Execution Time Analysis

2008English

A Unified Runtime System for Heterogeneous Multi-Core Architectures

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2009English

Low Redundancy in Dictionaries With O(1) Worst Case Lookup Time

BRICS Report Series
1998English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy