Amanote Research
Register
Sign In
Scalable Custom Instructions Identification for Instruction-Set Extensible Processors
doi 10.1145/1023833.1023844
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 2004
Authors
Pan Yu
Tulika Mitra
Publisher
ACM Press
Related search
Synthesis of Custom Processors Based on Extensible Platforms
IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers
Computer Science Applications
Computer Graphics
Computer-Aided Design
Software
Checkpoint Processing and Recovery: Towards Scalable Large Instruction Window Processors
Instruction Set Extensions for Efficient AES Implementation on 32-Bit Processors
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
Instruction Scheduling for Instruction Level Parallel Processors
Proceedings of the IEEE
Electronic Engineering
Electrical
Computer Science
Toward Kilo-Instruction Processors
Transactions on Architecture and Code Optimization
Hardware
Information Systems
Architecture
Software
Automatic Generation of Synchronization Instructions for Parallel Processors
Scalable Hardware Memory Disambiguation for High ILP Processors
Automatic Data Path Generation From C Code for Custom Processors
Exploiting FPGA-Aware Merging of Custom Instructions for Runtime Reconfiguration
ACM Transactions on Reconfigurable Technology and Systems
Computer Science
