Amanote Research

Amanote Research

    RegisterSign In

An Accelerated Datapath Width Optimization Scheme for Area Reduction of Embedded Systems

doi 10.1145/581199.581208
Full Text
Open PDF
Abstract

Available in full text

Date

January 1, 2002

Authors
Mohammad Mesbah UddinYun CaoHiroto Yasuura
Publisher

ACM Press


Related search

An Optimization Technique for Low-Energy Embedded Memory Systems

IPSJ Transactions on System LSI Design Methodology
Electronic EngineeringComputer Science ApplicationsElectrical
2009English

A Predictable Communication Scheme for Embedded Multiprocessor Systems

2006English

Task Allocation Optimization for Multicore Embedded Systems

2014English

Accelerated Simplified Swarm Optimization With Exploitation Search Scheme for Data Clustering

PLoS ONE
Multidisciplinary
2015English

A Sequential Indexing Scheme for Flash-Based Embedded Systems

2009English

Adaptive Optimization for OpenCL Programs on Embedded Heterogeneous Systems

ACM SIGPLAN Notices
Computer Science
2017English

TaPT: Temperature-Aware Dynamic Cache Optimization for Embedded Systems

Computers
Computer NetworksHuman-Computer InteractionCommunications
2017English

PAPR Reduction Scheme With SOCP for MIMO-OFDM Systems

International Journal of Communications, Network and System Sciences
2008English

Spectrum Allocation Optimization Scheme for Heterogeneous Multiuser UWB Systems

2009English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy