An Accelerated Datapath Width Optimization Scheme for Area Reduction of Embedded Systems

doi 10.1145/581199.581208
Full Text
Abstract

Available in full text

Date
Authors
Publisher

ACM Press