Amanote Research

Amanote Research

  • Register
  • Sign In

A Predictable Communication Scheme for Embedded Multiprocessor Systems

doi 10.1109/vlsisoc.2006.313225

Full Text

Abstract

Available in

Date

October 1, 2006

Authors

Derin HarmanciNuria PazosPaolo IenneYusuf Leblebici

Publisher

IEEE


Related search

Concepts of Communication and Synchronization in FPGA-Based Embedded Multiprocessor Systems

2012English

Time-Predictable Chip-Multiprocessor Design

2010English

Energy Efficient Semi-Partitioned Scheduling for Embedded Multiprocessor Streaming Systems

Design Automation for Embedded Systems
HardwareArchitectureSoftware
2016English

A Sequential Indexing Scheme for Flash-Based Embedded Systems

2009English

GO Game Inspired Algorithm for Hardware Software Partitioning in Multiprocessor Embedded Systems

Computer and Information Science
2019English

ePUMA: A Novel Embedded Parallel DSP Platform for Predictable Computing

2010English

A Doublet-Shift Transmitted Reference Scheme for Ultra-Wideband Communication Systems

2007English

An Accelerated Datapath Width Optimization Scheme for Area Reduction of Embedded Systems

2002English

Synchronization and Communication Costs of Loop Partitioning on Shared-Memory Multiprocessor Systems

IEEE Transactions on Parallel and Distributed Systems
HardwareComputational TheorySignal ProcessingArchitectureMathematics
1992English

Amanote Research

Note-taking for researchers

Follow Amanote


© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy