From Software Threads to Parallel Hardware in High-Level Synthesis for FPGAs

doi 10.1109/fpt.2013.6718365
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE