Amanote Research
Register
Sign In
From Software Threads to Parallel Hardware in High-Level Synthesis for FPGAs
doi 10.1109/fpt.2013.6718365
Full Text
Open PDF
Abstract
Available in
full text
Date
December 1, 2013
Authors
Jongsok Choi
Stephen Brown
Jason Anderson
Publisher
IEEE
Related search
Hardware-Software Co-Synthesis of Low Power Real-Time Distributed Embedded Systems With Dynamically Reconfigurable FPGAs
Software and Hardware to Replace a Sound Level Meter
International Journal of Computer and Communication Engineering
High-Level Development, Modeling and Automatic Generation of Hardware-Dependent Software
High-Speed Hardware Architecture for Implementations of Multivariate Signature Generations on FPGAs
Eurasip Journal on Wireless Communications and Networking
Computer Networks
Computer Science Applications
Signal Processing
Communications
Mixing Hardware and Software Reversibility for Speculative Parallel Discrete Event Simulation
Lecture Notes in Computer Science
Computer Science
Theoretical Computer Science
High Level Modeling of Dynamic Reconfigurable FPGAs
International Journal of Reconfigurable Computing
Hardware
Architecture
Rethinking Components: From Hardware and Software to Systems
Proceedings of the IEEE
Electronic Engineering
Electrical
Computer Science
Hardware/Software Co-Synthesis With Memory Hierarchies
Comment on “High Efficiency Generalized Parallel Counters for Look-Up Table Based FPGAs”
International Journal of Reconfigurable Computing
Hardware
Architecture
