High Level Modeling of Dynamic Reconfigurable FPGAs

International Journal of Reconfigurable Computing - United States
doi 10.1155/2009/408605
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Hindawi Limited

Related search

MARTE Based Modeling Approach for Partial Dynamic Reconfigurable FPGAs

2008English

A Temporal Bipartitioning Algorithm for Dynamically Reconfigurable FPGAs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
2001English

High-Level Programming of Coarse-Grained Reconfigurable Architectures

2009English

High-Level Language Abstraction for Reconfigurable Computing

Computer
Computer Science
2003English

System-Level Energy Modeling for Heterogeneous Reconfigurable Chip Multiprocessors

2006English

Introduction to Special Issue on Reconfigurable Computing and FPGAs

Microprocessors and Microsystems
Computer NetworksHardwareCommunicationsArchitectureArtificial IntelligenceSoftware
2015English

Superimposed In-Circuit Fault Mitigation for Dynamically Reconfigurable FPGAs

2017English

Dynamic Partial Reconfiguration in FPGAs

2009English

From Software Threads to Parallel Hardware in High-Level Synthesis for FPGAs

2013English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy