Low Power Circuit for Brent-Kung Adder Based on Adiabatic Logic

International Journal of Advances in Signal and Image Sciences
doi 10.29284/ijasis.4.1.2018.8-15
Full Text
Abstract

Available in full text

Date
Authors
Publisher

XLE Science

Related search

Adiabatic Logic Circuits for Low Power VLSI Applications

International Journal of Science and Research (IJSR)
2016English

Cascadable Adiabatic Logic Circuits for Low-Power Applications

IET Circuits, Devices and Systems
ControlSystems EngineeringElectricalElectronic Engineering
2008English

Ultralow-Power and Secure S-Box Circuit Using FinFET Based ECRL Adiabatic Logic

Journal of Science and Technology
2018English

Low Power Adder Based ANN

International Journal of Computer Applications
2015English

Low-Power Adiabatic Computing With Improved Quasistatic Energy Recovery Logic

VLSI Design
Electronic EngineeringComputer GraphicsHardwareElectricalArchitectureComputer-Aided Design
2013English

Low Power Adder Based Auditory Filter Architecture

The Scientific World Journal
BiochemistryMedicineGeneticsMolecular BiologyEnvironmental Science
2014English

Low Power Wallace and Dadda Multiplier Based on CLRCL Full Adder

IJARCCE
2014English

Limited Switch Dynamic Logic Circuits for High-Speed Low-Power Circuit Design

IBM Journal of Research and Development
Computer Science
2006English

Low Power-Area Design of Full Adder Using Self Resetting Logic With GDI Technique

SSRN Electronic Journal
2016English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy