Analysis of Nonuniform ESD Current Distribution in Deep Submicron NMOS Transistors

IEEE Transactions on Electron Devices - United States
doi 10.1109/ted.2002.805049
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Leakage Current in Deep-Submicron Cmos Circuits

Journal of Circuits, Systems and Computers
HardwareElectronic EngineeringElectricalArchitecture
2002English

Modeling of Current-Voltage Characteristics of Deep Submicron MOSFET

The International Conference on Electrical Engineering
2006English

Reconfigurable Pseudo-Nmos-Like Logic With Hybrid MOS and Single-Electron Transistors

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2013English

Unipolar Space‐Charge‐Limited Current in Solids With Nonuniform Spacial Distribution of Shallow Traps

Journal of Applied Physics
AstronomyPhysics
1966English

Deep Submicron Interconnect Timing Model With Quadratic Random Variable Analysis

2008English

Atomistic Simulations of Deep Submicron Interconnect Metallization

Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures
2002English

The Role of Temperature in Testing Deep Submicron CMOS ASICs

2000English

Effects of Gate-Last and Gate-First Process on Deep Submicron Inversion-Mode InGaAs N-Channel Metal-Oxide-Semiconductor Field Effect Transistors

Journal of Applied Physics
AstronomyPhysics
2011English

Deep Sub-Micron ESD GGNMOS Layout Design and Optimization

MATEC Web of Conferences
Materials ScienceEngineeringChemistry
2018English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy