The Role of Temperature in Testing Deep Submicron CMOS ASICs

doi 10.15760/etd.34
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Portland State University Library

Related search

Leakage Current in Deep-Submicron Cmos Circuits

Journal of Circuits, Systems and Computers
HardwareElectronic EngineeringElectricalArchitecture
2002English

A Multi-Mode Power Gating Structure for Low-Voltage Deep-Submicron CMOS ICs

IEEE Transactions on Circuits and Systems II: Express Briefs
2007English

Temperature-Scaling Theory for Deep-Submicron Channel MOSFET Operated at Low Temperature

IEEJ Transactions on Electronics, Information and Systems
Electronic EngineeringElectrical
1990English

Effects of Temperature in Deep-Submicron Global Interconnect Optimization in Future Technology Nodes

Microelectronics Journal
2004English

A Novel Leakage-Tolerant Domino Logic Circuit With Feedback From Footer Transistor in Ultra Deep Submicron CMOS

English

Avalanche Photodiodes in Submicron CMOS Technologies for High-Sensitivity Imaging

2011English

Atomistic Simulations of Deep Submicron Interconnect Metallization

Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures
2002English

A Study in Low-Power Wireless Transceiver Architectures in Submicron CMOS Technology

English

A 800μW 1GHz Charge Pump Based Phase-Locked Loop in Submicron CMOS Process

International Journal of Electronics and Telecommunications
2010English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy