Mapping Arbitrary Logic Functions Into Synchronous Embedded Memories for Area Reduction on FPGAs
IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers - United States
doi 10.1109/iccad.2006.320077
Full Text
Open PDFAbstract
Available in full text
Date
November 1, 2006
Authors
Publisher
IEEE