PPM Reduction on Embedded Memories in System on Chip

12th IEEE European Test Symposium (ETS'07)
doi 10.1109/ets.2007.33
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE

Related search

Mapping Arbitrary Logic Functions Into Synchronous Embedded Memories for Area Reduction on FPGAs

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers
Computer Science ApplicationsComputer GraphicsComputer-Aided DesignSoftware
2006English

A Multi-Chip Data Acquisition System Based on a Heterogeneous System-On-Chip Platform

Springer proceedings in physics
High Energy PhysicsNuclear
2018English

On-Chip Digital Power Supply Control for System-On-Chip Applications

2005English

The Reliability of Semiconductor RAM Memories With On-Chip Error-Correction Coding

IEEE Transactions on Information Theory
Computer Science ApplicationsInformation SystemsLibraryInformation Sciences
1991English

Measurement and Management of the Level of Quality Control Process in SoC (System on Chip) Embedded Software Development

International Journal of Advanced Robotic Systems
2012English

System-On-Chip Design and Implementation

IEEE Transactions on Education
Electronic EngineeringEducationElectrical
2010English

Virtualizing On-Chip Distributed ScratchPad Memories for Low Power and Trusted Application Execution

Design Automation for Embedded Systems
HardwareArchitectureSoftware
2013English

Reliable Multiprocessor System-On-Chip Synthesis

2007English

Erratum For: An On-Wafer Embedded Passive Device Using Chip-In-Substrate Packaging Technology

Microwave and Optical Technology Letters
Electronic EngineeringCondensed Matter PhysicsElectronicMolecular Physics,OpticalElectricalAtomicMagnetic MaterialsOptics
2015English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy