Amanote Research
Register
Sign In
Smart-Cache: Optimising Memory Accesses for Arbitrary Boundaries and Stencils on FPGAs
doi 10.1109/ipdpsw.2019.00024
Full Text
Open PDF
Abstract
Available in
full text
Date
May 1, 2019
Authors
Syed Waqar Nabi
Wim Vanderbauwhede
Publisher
IEEE
Related search
Informed Prefetching for Indirect Memory Accesses
Transactions on Architecture and Code Optimization
Hardware
Information Systems
Architecture
Software
Loop Alignment for Memory Accesses Optimization
Mapping Arbitrary Logic Functions Into Synchronous Embedded Memories for Area Reduction on FPGAs
IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers
Computer Science Applications
Computer Graphics
Computer-Aided Design
Software
Design of Cache Memory With Cache Controller for Low Power
Systematic Intermediate Sequence Removal for Reduced Memory Accesses
Age-Aware Logic and Memory Co-Placement for RRAM-FPGAs
Cache Miss Clustering for Banked Memory Systems
IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers
Computer Science Applications
Computer Graphics
Computer-Aided Design
Software
Hierarchical Optical Memory System Using Near- And Far-Field Accesses
Cache Miss Clustering for Banked Memory Systems
IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers
Computer Science Applications
Computer Graphics
Computer-Aided Design
Software
