Amanote Research
Register
Sign In
Race Logic: A Hardware Acceleration for Dynamic Programming Algorithms
doi 10.1109/isca.2014.6853226
Full Text
Open PDF
Abstract
Available in
full text
Date
June 1, 2014
Authors
Advait Madhavan
Timothy Sherwood
Dmitri Strukov
Publisher
IEEE
Related search
Low-Rank Methods for Parallelizing Dynamic Programming Algorithms
ACM Transactions on Parallel Computing
Mathematics
Simulation
Hardware
Computer Science Applications
Architecture
Modeling
Computational Theory
Software
Technology Mapping Algorithms for CMOS Dynamic Logic Circuits.
Scalable Parallel Algorithms for Dynamic Programming on Tree Decomposition
Asynchronous Analysis of Parallel Dynamic Programming Algorithms
IEEE Transactions on Parallel and Distributed Systems
Hardware
Computational Theory
Signal Processing
Architecture
Mathematics
Dynamic Programming-Based Search Algorithms in NLP
Hardware Architectures for Image Processing Acceleration
A Nonlinear Programming Method for Dynamic Programming
Macroeconomic Dynamics
Economics
Econometrics
Records for Logic Programming
The Journal of Logic Programming
Hardware Acceleration of Reaction-Diffusion Systems: A Guide to Optimisation of Pattern Formation Algorithms Using OpenACC
