Test Time Reduction of 3D Stacked ICs Using Ternary Coded Simultaneous Bi-Directional Signaling in Parallel Test Ports

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems - United States
doi 10.1109/tcad.2020.2977604
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

A Novel Efficient TSV Built-In Test for Stacked 3D ICs

Turkish Journal of Electrical Engineering and Computer Sciences
Electronic EngineeringElectricalComputer Science
2018English

2.2.1 Test Time Reduction by Optimal Test Sequencing1

INCOSE International Symposium
2006English

Cyclic Loading Test on RHS Columns Under Bi-Directional Horizontal Forces

Journal of Structural and Construction Engineering
BuildingConstructionArchitecture
2013English

Adaptive Test With Test Escape Estimation for Mixed-Signal ICs

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
2018English

DSS Test Results Using Wire-Reinforced Membranes and Stacked Rings

2010English

Test Time Reduction Technique for Dynamic RAMs

IEEJ Transactions on Electronics, Information and Systems
Electronic EngineeringElectrical
1987English

Analysis, Design, and Test of CDMA LFSR With Offset Mask Using Standard ICs

Engineering
2016English

Simultaneous Power and Thermal Integrity Driven via Stapling in 3D ICs

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers
Computer Science ApplicationsComputer GraphicsComputer-Aided DesignSoftware
2006English

Multi-Functional Interconnect Co-Optimization for Fast and Reliable 3D Stacked ICs

2009English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy