Amanote Research

Amanote Research

    RegisterSign In

Time-Predictable Chip-Multiprocessor Design

doi 10.1109/acssc.2010.5757923
Full Text
Open PDF
Abstract

Available in full text

Date

November 1, 2010

Authors
Martin Schoeberl
Publisher

IEEE


Related search

Design Challenges in Multiprocessor Systems-On-Chip

English

Three-Dimensional Chip-Multiprocessor Run-Time Thermal Management

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
2008English

A Multiprocessor System on Chip for Real Time Cardiac Monitoring

International Journal of Engineering Research and
2016English

A Predictable Communication Scheme for Embedded Multiprocessor Systems

2006English

Reliable Multiprocessor System-On-Chip Synthesis

2007English

Framework for System Design, Validation and Fast Prototyping of Multiprocessor System-On-Chip

IFIP Advances in Information and Communication Technology
Computer NetworksInformation SystemsManagementCommunications
2001English

The Case for a Single-Chip Multiprocessor

1996English

Strict Real-Time Systems Design Over Multiprocessor-Based Platforms

English

Modeling Cache Sharing on Chip Multiprocessor Architectures

2006English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy