Amanote Research
Register
Sign In
Equalized Interconnects for On-Chip Networks: Modeling and Optimization Framework
IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers
- United States
doi 10.1109/iccad.2007.4397323
Full Text
Open PDF
Abstract
Available in
full text
Categories
Computer Science Applications
Computer Graphics
Computer-Aided Design
Software
Date
November 1, 2007
Authors
Unknown
Publisher
IEEE
Related search
Simulation, Measurement and Modeling of Orthogonal On-Chip Interconnects
RF Interconnects for Communications On-Chip
On-Chip Positionable Photonic Waveguides for Chip-To-Chip Optical Interconnects
Repeater and Current-Sensing Hybrid Circuits for On-Chip Interconnects
Parallel Algorithms for Simulation and Optimization of On-Chip Power Grid Networks
Early Wire Characterization for Predictable Network-On-Chip Global Interconnects
CCNoC: Specializing On-Chip Interconnects for Energy Efficiency in Cache-Coherent Servers
Boolean Networks as Modeling Framework
Frontiers in Plant Science
Plant Science
Comparative Analysis of Soft and Hard On-Chip Interconnects for Field-Programmable Gate Arrays
IET Computers and Digital Techniques
Hardware
Electronic Engineering
Electrical
Architecture
Software
