An Efficient Multiple Precision Floating-Point Multiply-Add Fused Unit

Microelectronics Journal
doi 10.1016/j.mejo.2015.10.012
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Elsevier BV

Related search

Scalar Fused Multiply-Add Instructions Produce Floating-Point Matrix Arithmetic Provably Accurate to the Penultimate Digit

ACM Transactions on Mathematical Software
Applied MathematicsSoftware
2003English

Processor Design Using 32 Bit Single Precision Floating Point Unit

International Journal of Trend in Scientific Research and Development
2018English

Vectorizable Design and Implementation of FFT Based on Fused Multiply-Add Architectures

DEStech Transactions on Engineering and Technology Research
2017English

An Efficient Encrypted Floating-Point Representation Using HEAAN and TFHE

Security and Communication Networks
Computer NetworksInformation SystemsCommunications
2020English

A Fused Hybrid Floating-Point and Fixed-Point Dot-Product for FPGAs

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2010English

An Optimised Add Multiply Operator Using S-Mb Technique

International Journal of Engineering Research and
2015English

Rpe V5: An Emulator for Reduced Floating-Point Precision in Large Numerical Simulations

Geoscientific Model Development
EarthSimulationPlanetary SciencesModeling
2017English

Configurable Architecture for Double/Two-Parallel Single Precision Floating Point Division

2014English

Arithmetic Using ADD, SUBTRACT, MULTIPLY and DIVIDE

1991English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy