Vectorizable Design and Implementation of FFT Based on Fused Multiply-Add Architectures

DEStech Transactions on Engineering and Technology Research
doi 10.12783/dtetr/iceta2016/6968
Full Text
Abstract

Available in full text

Date
Authors
Publisher

DEStech Publications

Related search

Implementation of FFT on General-Purpose Architectures for FPGA

International Journal of Embedded and Real-Time Communication Systems
Computer Science
2010English

An Efficient Multiple Precision Floating-Point Multiply-Add Fused Unit

Microelectronics Journal
2016English

Scalar Fused Multiply-Add Instructions Produce Floating-Point Matrix Arithmetic Provably Accurate to the Penultimate Digit

ACM Transactions on Mathematical Software
Applied MathematicsSoftware
2003English

Design and Implementation of Floating Point FFT Processor Using VHDL

IOSR Journal of VLSI and Signal Processing
2013English

Arithmetic Using ADD, SUBTRACT, MULTIPLY and DIVIDE

1991English

Complex Multiply-Add and Other Related Operators

2007English

Design and Implementation of a Ultra-High-Speed Pipelined FFT Processor

Transactions of the Society of Instrument and Control Engineers
1985English

Do You Add, Multiply — Or See Mobile First?

Journal of Direct, Data and Digital Marketing Practice
MarketingManagement of TechnologyInternational ManagementBusinessInnovation
2013English

Design and Implementation of 1-D and 2-D Mixed Architecture FFT Processor in Heterogeneous Multi-Core SoC Based on FPGA

International Journal of Control and Automation
ControlSystems Engineering
2014English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy