Novel Low Cost, Double-And-Triple-Node-Upset-Tolerant Latch Designs for Nano-Scale CMOS

IEEE Transactions on Emerging Topics in Computing - United States
doi 10.1109/tetc.2018.2871861
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Related search

Variability-Conscious Circuit Designs for Low-Voltage Memory-Rich Nano-Scale CMOS LSIs

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2011English

A Novel Latch Design for Low Power Applications

International Journal of Computer Applications
2012English

Latch-Up and Radiation Integrated Circuit--Luric: A Test Chip for CMOS Latch-Up Investigation

1978English

Strain Silicon Optimization for Memory and Logic in Nano-Scale CMOS

2007English

Comparative Analysis and Design of Different Type of Low Power High Speed Dynamic Double Latch Comparator Using H-Spice and CMOS Technology

International Journal for Research in Applied Science and Engineering Technology
2018English

Techniques for Sub-Threshold Leakage Reduction in Low Power CMOS Circuit Designs

International Journal of Computer Applications
2014English

Double-Gate Fully-Depleted SOI Transistors for Low-Power High-Performance Nano-Scale Circuit Design

2001English

Efficient Geometric Routing in Large-Scale Complex Networks With Low-Cost Node Design

IEICE Transactions on Communications
Computer NetworksElectronic EngineeringSoftwareElectricalCommunications
2016English

Low Cost Fault-Tolerant Routing Algorithm for Networks-On-Chip

Microprocessors and Microsystems
Computer NetworksHardwareCommunicationsArchitectureArtificial IntelligenceSoftware
2015English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy