Efficient Testing of Clock Regenerator Circuits in Scan Designs

doi 10.1145/266021.266042
Full Text
Abstract

Available in full text

Date
Authors
Publisher

ACM Press