Amanote Research
Register
Sign In
Efficient Testing of Clock Regenerator Circuits in Scan Designs
doi 10.1145/266021.266042
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 1997
Authors
Rajesh Raina
Robert Bailey
Charles Njinda
Robert Molyneaux
Charlie Beh
Publisher
ACM Press
Related search
On Undetectable Faults in Partial Scan Circuits
Designing Approximate Circuits Using Clock Overgating
Scan Insertion on Multi Clock Design in Modern SOC's
International Journal of Science and Research (IJSR)
Laser Testing of Integrated Circuits
IEEE Journal of Solid-State Circuits
Electronic Engineering
Electrical
Chemical Reaction Network Designs for Asynchronous Logic Circuits
Natural Computing
Computer Science Applications
Efficient Nearly Orthogonal Deletion Designs
Delay Testing of PD-SOI Circuits
IEICE Electronics Express
Electronic Engineering
Condensed Matter Physics
Optical
Electrical
Magnetic Materials
Electronic
Efficient and Scalable Universal Circuits
Journal of Cryptology
Applied Mathematics
Computer Science Applications
Software
Radio Frequency Effects on the Clock Networks of Digital Circuits
