Amanote Research
Register
Sign In
Efficient Testing of Clock Regenerator Circuits in Scan Designs
doi 10.1145/266021.266042
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 1997
Authors
Rajesh Raina
Robert Bailey
Charles Njinda
Robert Molyneaux
Charlie Beh
Publisher
ACM Press