Delay Testing of PD-SOI Circuits
IEICE Electronics Express - Japan
doi 10.1587/elex.5.437
Full Text
Open PDFAbstract
Available in full text
Categories
Date
January 1, 2008
Authors
Publisher
Institute of Electronics, Information and Communications Engineers (IEICE)