Amanote Research

Amanote Research

    RegisterSign In

Delay Testing of PD-SOI Circuits

IEICE Electronics Express - Japan
doi 10.1587/elex.5.437
Full Text
Open PDF
Abstract

Available in full text

Categories
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
Date

January 1, 2008

Authors
Morteza DamavandpeymaRasoul YousefiBehjat Forouzandeh
Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)


Related search

Electronically Controllable Delay Circuits

The Journal of the Institute of Television Engineers of Japan
1961English

Laser Testing of Integrated Circuits

IEEE Journal of Solid-State Circuits
Electronic EngineeringElectrical
1977English

Synthesis of Robust Delay-Fault-Testable Circuits: Theory

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
ElectricalSoftwareComputer GraphicsComputer-Aided DesignElectronic Engineering
1992English

Quasi-Delay-Insensitive Circuits Are Turing-Complete

1995English

Statistical Delay Estimation in Digital Circuits Using VHDL

Tehnika
2014English

Fault-Driven Testing of LSI Analog Circuits

English

III-V/Silicon First Order Distributed Feedback Lasers Integrated on SOI Waveguide Circuits

2013English

Heterogeneous Integrated InGaAsSb Detectors on SOI Waveguide Circuits for Short-Wave Infrared Applications

2011English

Exploring SOI Device Structures and Interconnect Architectures for Low-Power High-Performance Circuits

IEE Proceedings - Computers and Digital Techniques
2002English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy