Amanote Research
Register
Sign In
On Undetectable Faults in Partial Scan Circuits
doi 10.1109/iccad.2002.1167517
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
I. Pomeranz
S.M. Reddy
Publisher
IEEE
Related search
A Bridging Fault Model Where Undetectable Faults Imply Logic Redundancy
A Bridging Fault Model Where Undetectable Faults Imply Logic Redundancy
Investigation of Intermittent Resistive Faults in Digital CMOS Circuits
Journal of Circuits, Systems and Computers
Hardware
Electronic Engineering
Electrical
Architecture
Logic Testing of Bridging Faults in CMOS Integrated Circuits
IEEE Transactions on Computers
Hardware
Architecture
Mathematics
Computational Theory
Theoretical Computer Science
Software
Efficient Testing of Clock Regenerator Circuits in Scan Designs
Computational Analysis of LED Circuits Based on Partial Quasigroup Rings
Computational and Mathematical Methods
Cost-Aware Synthesis of Asynchronous Circuits Based on Partial Acknowledgement
IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers
Computer Science Applications
Computer Graphics
Computer-Aided Design
Software
Diagnosis of Multiple Scan-Chain Faults in the Presence of System Logic Defects
High-Level Variable Selection for Partial-Scan Implementation
