Robust Activating Timing for SRAM SA With Replica Cell Voltage Boosted Circuit

IEICE Electronics Express - Japan
doi 10.1587/elex.13.20160302
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Related search

A Novel Cascade Control Replica-Bitline Delay Technique for Reducing Timing Process-Variation of SRAM Sense Amplifier

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2015English

Low-Voltage Low-Power Pipelined Input Subsampled Replica Algorithmic Noise-Tolerant Motion Estimation Circuit Design

2013English

SRAM Cell Design for Stability Methodology

English

Robust CDN Replica Placement Techniques

2009English

A High-Density Subthreshold SRAM With Data-Independent Bitline Leakage and Virtual Ground Replica Scheme

Digest of Technical Papers - IEEE International Solid-State Circuits Conference
Electronic EngineeringOpticalElectricalMagnetic MaterialsElectronic
2007English

An Embedded Energy Monitoring Circuit for a 128kbit SRAM With Body-Biased Sense-Amplifiers

2012English

Statistical Estimation of Circuit Timing Vulnerability Due to Leakage-Induced Power Grid Voltage Drop

English

6-T SRAM Cell Design With Nanoscale Double-Gate SOI MOSFETs: Impact of Source/Drain Engineering and Circuit Topology

Semiconductor Science and Technology
Electronic EngineeringCondensed Matter PhysicsOpticalMaterials ChemistryElectricalMagnetic MaterialsElectronic
2008English

Performance Comparison of SRAM Cells in 45NM Technology in the Presence of a Memory Cell Control Circuit

International Journal of Engineering and Technology(UAE)
ArchitectureHardwareEngineeringChemical EngineeringBiotechnologyEnvironmental EngineeringComputer Science
2018English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy