A Novel Cascade Control Replica-Bitline Delay Technique for Reducing Timing Process-Variation of SRAM Sense Amplifier

IEICE Electronics Express - Japan
doi 10.1587/elex.12.20150102
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)


Related search