Energy-Efficient Approximate Multiplier Design Using Bit Significance-Driven Logic Compression

doi 10.23919/date.2017.7926950
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE

Related search

An 180 MHz 16 Bit Multiplier Using Asynchronous Logic Design Techniques

English

An Energy-Efficient 32-Bit Multiplier Architecture in 90-Nm CMOS

2006English

4-Bit Multiplier Design Using CMOS Gates in Electric VLSI

International Journal of Recent Technology and Engineering
EngineeringManagement of TechnologyInnovation
2019English

Temperature Sensing Based Energy Efficient Vedic Multiplier Design Using Either Proportionality or Similarity

Gyancity Journal of Engineering and Technology
2015English

Design of an Efficient Binary Vedic Multiplier for High Speed Applications Using Vedic Mathematics With Bit Reduction Technique

Circuits and Systems
2016English

Design of Pulse Detectors and Unsigned Sequential Multiplier Using Reversible Logic

International Journal of Computer Applications
2014English

Energy-Efficient Digital Design Through Inexact and Approximate Arithmetic Circuits

2015English

Design of Area Efficient R2MDC FFT Using Optimized Complex Multiplier

International Journal of MC Square Scientific Research
2017English

Energy Efficient Wireless Sensor Networks Using Fuzzy Logic

2004English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy