Energy-Efficient Approximate Multiplier Design Using Bit Significance-Driven Logic Compression

doi 10.23919/date.2017.7926950
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE