Neural-Based Transient Behavioral Modeling of IC Buffers for High-Speed Interconnect Design

PIERS Online
doi 10.2529/piers060907175229
Full Text
Abstract

Available in full text

Date
Authors
Publisher

PIERS Enterprise

Related search

Adjoint Dynamic Neural Network Technique for Accurate Sensitivities in Nonlinear Transient Modeling and High-Speed Interconnect Design

English

Neural-Network-Based Transient Modeling of Nonlinear Electronic Circuits for High-Speed Applications

English

Single and Multi-Piece Behavioral Models of IC Output Buffers

2006English

Interconnect Enhancements for a High-Speed PLD Architecture

2002English

Design Issues in Low-Voltage High-Speed Current-Mode Logic Buffers

2003English

Efficient Approach for Electrical Design and Analysis of High-Speed Interconnect in Integrated Circuit Packages

Electronics (Switzerland)
ControlElectronic EngineeringSignal ProcessingComputer NetworksSystems EngineeringHardwareCommunicationsElectricalArchitecture
2020English

High-Speed Interconnect and Packaging Design of the IBM System Z9 Processor Cage

IBM Journal of Research and Development
Computer Science
2007English

Passive Time-Domain Macromodels of High Speed Interconnect Networks

English

Moment-Maching Analysis of High-Speed VLSI Interconnect Models.

English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy