High-Speed Interconnect and Packaging Design of the IBM System Z9 Processor Cage

IBM Journal of Research and Development - United States
doi 10.1147/rd.511.0037
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IBM

Related search

Electronic Packaging of the IBM System Z196 Enterprise-Class Server Processor Cage

IBM Journal of Research and Development
Computer Science
2012English

Design Methods for Attaining IBM System Z9 Processor Cycle-Time Goals

IBM Journal of Research and Development
Computer Science
2007English

Cryptographic System Enhancements for the IBM System Z9

IBM Journal of Research and Development
Computer Science
2007English

Design and Implementation of a Ultra-High-Speed Pipelined FFT Processor

Transactions of the Society of Instrument and Control Engineers
1985English

Neural-Based Transient Behavioral Modeling of IC Buffers for High-Speed Interconnect Design

PIERS Online
2007English

Commercial Workload Performance in the IBM POWER2 RISC System/6000 Processor

IBM Journal of Research and Development
Computer Science
1994English

Efficient Approach for Electrical Design and Analysis of High-Speed Interconnect in Integrated Circuit Packages

Electronics (Switzerland)
ControlElectronic EngineeringSignal ProcessingComputer NetworksSystems EngineeringHardwareCommunicationsElectricalArchitecture
2020English

Processor Subsystem Interconnect Architecture for a Large Symmetric Multiprocessing System

IBM Journal of Research and Development
Computer Science
2004English

Passive Time-Domain Macromodels of High Speed Interconnect Networks

English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy