Implementing a Safe Embedded Computing System in SRAM-based FPGAs Using IP Cores: A Case Study Based on the Altera NIOS-II Soft Processor

doi 10.1109/lascas.2011.5750278
Full Text
Abstract

Available in full text

Date
Authors
Publisher

IEEE

Related search

Design of Embedded Environment Monitoring System Based on Nios II

2015English

IPF: In-Place X-Filling to Mitigate Soft Errors in SRAM-Based FPGAs

2011English

Design and Implementation of an Open Image Processing System Based on NIOS II and Altera DE2 - 70 Board

Journal of Engineering Science and Technology Review
Engineering
2016English

Design of the Nios II System for the Playing of Wave Files on an Altera DE2 Board

International Journal of Engineering and Technology
2013English

Reliability of Component Based Software System Using Soft Computing Techniques a Review

International Journal of Computer Applications
2014English

Facilitating IP Deployment in a MARTE-based MDE Methodology Using IP-XACT: A Xilinx EDK Case Study

2012English

Design and Implementation of SOC in NIOS-II Soft Core Processor for Secured Wireless Communication

International Journal of Computer Applications
2012English

Design of a Content Addressable Memory-Based Parallel Processor Implementing (-1+j)-Based Binary Number System

International Journal of Advanced Computer Science and Applications
Computer Science
2014English

FPGA Based Reconfigurable Body Area Network Using Nios II and uClinux

2013English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy