Design of a Content Addressable Memory-Based Parallel Processor Implementing (-1+j)-Based Binary Number System

International Journal of Advanced Computer Science and Applications- United Kingdom

doi 10.14569/specialissue.2014.040302

Full Text

Abstract

Available in

Categories

Computer Science

Date

January 1, 2014

Authors

Publisher

The Science and Information Organization

Related search

Multi-Core Eight Bit Ternary Content-Addressable Memory Design Based Image Learning System

International Journal of Innovative Technology and Exploring Engineering

Mechanics of Materials

Electronic Engineering

Structural Engineering

Computer Science

English

Packet Classification Using Binary Content Addressable Memory

IEEE/ACM Transactions on Networking

Electronic Engineering

Computer Networks

Computer Science Applications

English

Hardware Emulation of Memristor Based Ternary Content Addressable Memory

English

Design of a Parallel VLSI Processor for Road Extraction Based on Logic-In-Memory Architecture

Transactions of the Society of Instrument and Control Engineers

English

Design of Optically Coupled Three-Dimensional Content Addressable Memory

English

Quadratic Hadamard Memories 1: Adaptive Stochastic Content-Addressable Memory

English

Design and Performance Analysis of Low Power High Speed CNTFET Binary Content Addressable Memory Cell for Next Generation Communication Networks

International Journal of Innovative Technology and Exploring Engineering

Mechanics of Materials

Electronic Engineering

Structural Engineering

Computer Science

English

In-Memory, Distributed Content-Based Recommender System

Journal of Intelligent Information Systems

Information Systems

Computer Networks

Artificial Intelligence

English

Self-Addressable Memory-Based FSM: A Scalable Intrusion Detection Engine

Information Systems

Computer Networks

English