Amanote Research
Register
Sign In
Performance Model for a Prioritized Multiple-Bus Multiprocessor System
IEEE Transactions on Computers
- United States
doi 10.1109/12.509909
Full Text
Open PDF
Abstract
Available in
full text
Categories
Hardware
Architecture
Mathematics
Computational Theory
Theoretical Computer Science
Software
Date
May 1, 1996
Authors
L.K. John
Publisher
Institute of Electrical and Electronics Engineers (IEEE)
Related search
An Accurate and Fast Trace-Aware Performance Estimation Model for Prioritized MPSoC Bus With Multiple Interfering Bus-Masters
IPSJ Transactions on System LSI Design Methodology
Electronic Engineering
Computer Science Applications
Electrical
Arbitration Schemes for Multiprocessor Shared Bus
Characteristic Specific Prioritized Dynamic Average Burst Round Robin Scheduling for Uniprocessor and Multiprocessor Environment
International Journal of Computer Science, Engineering and Applications
A Shared Reconfigurable VLIW Multiprocessor System
A Security Prioritized Computational Grid Scheduling Model
International Journal of Grid and High Performance Computing
Computer Networks
Communications
DP-FAIR: A Simple Model for Understanding Optimal Multiprocessor Scheduling
A Multiprocessor System on Chip for Real Time Cardiac Monitoring
International Journal of Engineering Research and
Performance Improvement Potentials of Low GWP Refrigerants for Intercity Bus Air Conditioning System
Thermal Science
Renewable Energy
the Environment
Sustainability
FPGA-Based Multiprocessor System for Injection Molding Control
Sensors
Instrumentation
Information Systems
Electronic Engineering
Biochemistry
Analytical Chemistry
Molecular Physics,
Electrical
Atomic
Medicine
Optics
