Amanote Research
Register
Sign In
Arbitration Schemes for Multiprocessor Shared Bus
doi 10.5772/16197
Full Text
Open PDF
Abstract
Available in
full text
Date
January 8, 2011
Authors
Preeti Bajaj
Dinesh Padole
Publisher
InTech
Related search
Distributed Arbitration for the Segmented-Bus Platform
Performance Model for a Prioritized Multiple-Bus Multiprocessor System
IEEE Transactions on Computers
Hardware
Architecture
Mathematics
Computational Theory
Theoretical Computer Science
Software
Jitter-Conscious Bus Arbitration Scheme for Real-Time Systems
IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
Electronic Engineering
Computer Graphics
Signal Processing
Applied Mathematics
Electrical
Computer-Aided Design
A Shared Reconfigurable VLIW Multiprocessor System
Robust Partitioning for Real-Time Multiprocessor Systems With Shared Resources
Interference Management Schemes for the Shared Relay Concept
Eurasip Journal on Advances in Signal Processing
Hardware
Electronic Engineering
Signal Processing
Electrical
Architecture
Comprehensive Simulation System for Bus Priority Schemes by Tiss-Net
INFRASTRUCTURE PLANNING REVIEW
Evaluating Design Choices for Shared Bus Multiprocessors in a Throughput-Oriented Environment
IEEE Transactions on Computers
Hardware
Architecture
Mathematics
Computational Theory
Theoretical Computer Science
Software
Trace Factory: Generating Workloads for Trace-Driven Simulation of Shared-Bus Multiprocessors
IEEE Concurrency
