An Accurate and Fast Trace-Aware Performance Estimation Model for Prioritized MPSoC Bus With Multiple Interfering Bus-Masters

IPSJ Transactions on System LSI Design Methodology - Japan
doi 10.2197/ipsjtsldm.10.13
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Information Processing Society of Japan