An Accurate and Fast Trace-Aware Performance Estimation Model for Prioritized MPSoC Bus With Multiple Interfering Bus-Masters
IPSJ Transactions on System LSI Design Methodology - Japan
doi 10.2197/ipsjtsldm.10.13
Full Text
Open PDFAbstract
Available in full text
Date
January 1, 2017
Authors
Publisher
Information Processing Society of Japan