Amanote Research
Register
Sign In
A Highly Parallel SAD Architecture for Motion Estimation in HEVC Encoder
doi 10.1109/apccas.2014.7032774
Full Text
Open PDF
Abstract
Available in
full text
Date
November 1, 2014
Authors
Ahmed Medhat
Ahmed Shalaby
Mohammed S. Sayed
Maha Elsabrouty
Farhad Mehdipour
Publisher
IEEE
Related search
Fully Pipelined Parallel Architecture for Candidate Block and Pixel-Subsampling-Based Motion Estimation
VLSI Design
Electronic Engineering
Computer Graphics
Hardware
Electrical
Architecture
Computer-Aided Design
Block-Based Parallel Intra Prediction Scheme for HEVC
Journal of Multimedia
Hardware-Aware Motion Estimation Search Algorithm Development for High-Efficiency Video Coding (HEVC) Standard
A Low-Cost Complexity Intra Prediction Hardware Architecture for HEVC Decoder
International Journal of Recent Technology and Engineering
Engineering
Management of Technology
Innovation
A Cost – Effective Programmable SoC for H.265/Hevc Full Search Motion Estimation Using Xilinx ZYNQ-7 ZC706 FPG
International Journal of Computing and Network Technology
An Hardware Architecture for 3D Object Tracking and Motion Estimation
VLSI Architecture for Motion Estimation Using the Block-Matching Algorithm
Parallel Video Decoding in the Emerging HEVC Standard
Multiplexing of Synthetic Motion Signals in a Color Encoder for Scan Conversion.
The Journal of the Institute of Television Engineers of Japan
