Fully Pipelined Parallel Architecture for Candidate Block and Pixel-Subsampling-Based Motion Estimation

VLSI Design - United States
doi 10.1155/2008/890410
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Hindawi Limited

Related search

VLSI Architecture for Motion Estimation Using the Block-Matching Algorithm

English

A Faster Pixel-Decimation Method for Block Motion Estimation in H.264/Avc

TEMA (São Carlos)
2014English

A Highly Parallel SAD Architecture for Motion Estimation in HEVC Encoder

2014English

Simple Architecture for Subsampling LC-based Modulators

Electronics Letters
Electronic EngineeringElectrical
2010English

A Fully Pipelined Multishift QR Algorithm for Parallel Solution of Symmetric Tridiagonal Eigenproblems

IPSJ Online Transactions
2009English

Interpolation Free Sub-Pixel Motion Estimation for H.264

2006English

Efficient Parallel-Pipelined GHASH for Message Authentication

2012English

Polyvalent Parallelizations for Hierarchical Block Matching Motion Estimation

Journal of Computing and Information Technology
Computer Science
2000English

Comprehensive Scheme for Subpixel Variable Block-Size Motion Estimation

Journal of Electronic Imaging
Electronic EngineeringMolecular Physics,Computer Science ApplicationsElectricalAtomicOptics
2011English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy