VLSI Architecture for Motion Estimation Using the Block-Matching Algorithm

doi 10.1109/edtc.1996.494318
Full Text
Abstract

Available in full text

Date

Unknown

Authors
Publisher

IEEE Comput. Soc. Press

Related search

An Adaptive Cross Search Algorithm for Block Matching Motion Estimation

English

Improved Diamond Half-Pel Hexagon Search Algorithm for Block-Matching Motion Estimation

Electronic Imaging
2017English

Polyvalent Parallelizations for Hierarchical Block Matching Motion Estimation

Journal of Computing and Information Technology
Computer Science
2000English

VLSI Architectures for Block Matching Algorithms Using Systolic Arrays

IEEE Transactions on Circuits and Systems for Video Technology
Electronic EngineeringMedia TechnologyElectrical
1996English

Efficient VLSI Architecture for Modified Blowfish Algorithm for Military Applications

International Journal for Research in Applied Science and Engineering Technology
2019English

VLSI Implementation of Motion Estimation Using Level Convertor With CSLA Adder

International Journal of Intelligent Engineering and Systems
EngineeringComputer Science
2019English

Fully Pipelined Parallel Architecture for Candidate Block and Pixel-Subsampling-Based Motion Estimation

VLSI Design
Electronic EngineeringComputer GraphicsHardwareElectricalArchitectureComputer-Aided Design
2008English

Enhanced Computation Time for Fast Block Matching Algorithm

2011English

Block Motion Estimation Using Adaptive Modified Two-Bit Transform

IET Image Processing
Electronic EngineeringSignal ProcessingComputer VisionElectricalPattern RecognitionSoftware
2007English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy