ANALYSIS AND DESIGN OF a MODIFIED GO-CFAR PROCESSOR. HARDWARE IMPLEMENTATION USING PLDs.

The International Conference on Electrical Engineering
doi 10.21608/iceeng.1999.62574
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Egypts Presidential Specialized Council for Education and Scientific Research

Related search

Design and Implementation of Floating Point FFT Processor Using VHDL

IOSR Journal of VLSI and Signal Processing
2013English

Design and Implementation of a Non-Pipelined MD5 Hardware Architecture Using a New Functional Description

IEICE Transactions on Information and Systems
Electronic EngineeringPattern RecognitionHardwareComputer VisionElectricalArchitectureArtificial IntelligenceSoftware
2008English

Design and Implementation of a Ultra-High-Speed Pipelined FFT Processor

Transactions of the Society of Instrument and Control Engineers
1985English

Design and Implementation of the Delft Molecular-Dynamics Processor

1988English

BulkSort: System Design and Parallel Hardware Implementation Considerations

International Journal of Advanced Computer Science and Applications
Computer Science
2019English

A Real Time Picture Processor for Use in Biologic Cell Identification Ii. Hardware Implementation

Journal of Histochemistry and Cytochemistry
AnatomyHistology
1974English

Design and Implementation of the AEGIS Single-Chip Secure Processor Using Physical Random Functions

ACM SIGARCH Computer Architecture News
2005English

Design and Implementation of Robust Embedded Processor for Cryptographic Applications

2010English

A Geometric Approach for Robotic Arm Kinematics With Hardware Design, Electrical Design, and Implementation

Journal of Robotics
ControlSystems EngineeringComputer Science
2010English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy