Design and Implementation of the AEGIS Single-Chip Secure Processor Using Physical Random Functions

ACM SIGARCH Computer Architecture News
doi 10.1145/1080695.1069974
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Association for Computing Machinery (ACM)

Related search

Aegis: A Single-Chip Secure Processor

IEEE Design & Test of Computers
2007English

Design and Implementation of Floating Point FFT Processor Using VHDL

IOSR Journal of VLSI and Signal Processing
2013English

Physical Unclonable Functions and Secure Processors

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2009English

Design and Implementation of the Delft Molecular-Dynamics Processor

1988English

System-On-Chip Design and Implementation

IEEE Transactions on Education
Electronic EngineeringEducationElectrical
2010English

Design and Implementation of a Network on Chip Using FPGA(English)

AL-Rafdain Engineering Journal (AREJ)
2013English

ANALYSIS AND DESIGN OF a MODIFIED GO-CFAR PROCESSOR. HARDWARE IMPLEMENTATION USING PLDs.

The International Conference on Electrical Engineering
1999English

Processor Design Using 32 Bit Single Precision Floating Point Unit

International Journal of Trend in Scientific Research and Development
2018English

Design and Implementation of Secure Stream Cipher Algorithm

International Journal of Computing and Digital Systems
Computer GraphicsHuman-Computer InteractionComputer NetworksCommunicationsInformation SystemsComputer-Aided DesignInnovationManagement of TechnologyArtificial Intelligence
2018English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy