Design and Implementation of a Ultra-High-Speed Pipelined FFT Processor

Transactions of the Society of Instrument and Control Engineers
doi 10.9746/sicetr1965.21.725
Full Text
Abstract

Available in full text

Date
Authors
Publisher

The Society of Instrument and Control Engineers

Related search

Design and Implementation of Floating Point FFT Processor Using VHDL

IOSR Journal of VLSI and Signal Processing
2013English

Design of Pipelined Adc for High Speed Application

International Journal of Advance Engineering and Research Development
2015English

VLSI Implementation of Split-Radix FFT for High Speed Applications

International Journal of Computer Applications
2017English

Design and Implementation of Synthesizable 32-Bit Four Stage Pipelined RISC Processor in FPGA Using Verilog/VHDL

Nepal Journal of Science and Technology
2015English

A CORDIC Processor for FFT Computation and Its Implementation Using Gallium Arsenide Technology

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
HardwareElectronic EngineeringElectricalArchitectureSoftware
1998English

Design of an FFT/IFFT Processor for MIMO OFDM Systems

IEEE Transactions on Circuits and Systems I: Regular Papers
2007English

High-Speed Interconnect and Packaging Design of the IBM System Z9 Processor Cage

IBM Journal of Research and Development
Computer Science
2007English

A High Speed Image Processor With Variable Function Reconfigurable Pipeline Processor

IEEJ Transactions on Electronics, Information and Systems
Electronic EngineeringElectrical
1992English

A Digit Pipelined Dynamic Time Warp Processor.

1986English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy