Design Flow for Optimizing Performance in Processor Systems With On-Chip Coarse-Grain Reconfigurable Logic

doi 10.1109/ipdps.2006.1639348