Amanote Research
Register
Sign In
Mapping to Coarse Grain Reconfigurable Arrays Using Evolutionary Algorithms
doi 10.22215/etd/2005-06214
Full Text
Open PDF
Abstract
Available in
full text
Date
Unknown
Authors
Fred Ma
Publisher
Carleton University
Related search
Regular Mapping for Coarse-Grained Reconfigurable Architectures
Hierarchical Cluster Assignment for Coarse-Grain Reconfigurable Coprocessors
Mapping Parallel FFT Algorithm Onto SmartCell Coarse-Grained Reconfigurable Architecture
Analysis of a Coordination Framework for Mapping Coarse-Grain Applications to Distributed Systems
Towards Software Defined Radios Using Coarse-Grained Reconfigurable Hardware
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Hardware
Electronic Engineering
Electrical
Architecture
Software
Using Evolutionary Algorithms to Plan Automatic Minehunting Operations
Hierarchical Clustering Using Evolutionary Algorithms
Thinned Arrays Using Pattern Search Algorithms
Progress In Electromagnetics Research
Design Flow for Optimizing Performance in Processor Systems With On-Chip Coarse-Grain Reconfigurable Logic
