Temperature-Scaling Theory for Deep-Submicron Channel MOSFET Operated at Low Temperature

IEEJ Transactions on Electronics, Information and Systems - Japan
doi 10.1541/ieejeiss1987.110.7_413
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical Engineers of Japan (IEE Japan)

Related search

Modeling of Current-Voltage Characteristics of Deep Submicron MOSFET

The International Conference on Electrical Engineering
2006English

The Role of Temperature in Testing Deep Submicron CMOS ASICs

2000English

Universal Scaling of Quench-Induced Correlations in a One-Dimensional Channel at Finite Temperature

SciPost Physics
2018English

Effects of Temperature in Deep-Submicron Global Interconnect Optimization in Future Technology Nodes

Microelectronics Journal
2004English

Scaling Model of Low-Temperature Transport Properties for Molecular and Ionic Liquids

Journal of Thermodynamics
Theoretical ChemistryAstronomyPhysicsPhysicalBiophysics
2015English

Characterization and Modelling of MOSFET Operating at Cryogenic Temperature for Hybrid Superconductor-Cmos Circuits

Semiconductor Science and Technology
Electronic EngineeringCondensed Matter PhysicsOpticalMaterials ChemistryElectricalMagnetic MaterialsElectronic
2004English

Flux Flow Ind-Wave Superconductors: Low Temperature Universality and Scaling

Physical Review Letters
AstronomyPhysics
1997English

Cluster Solver for Dynamical Mean-Field Theory With Linear Scaling in Inverse Temperature

Physical Review E
2010English

A 2-MHz, 6-kVA Voltage-Source Inverter Using Low-Profile MOSFET Modules for Low-Temperature Plasma Generators

English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy