Effects of Temperature in Deep-Submicron Global Interconnect Optimization in Future Technology Nodes

Microelectronics Journal
doi 10.1016/j.mejo.2004.06.017
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Elsevier BV

Related search

Atomistic Simulations of Deep Submicron Interconnect Metallization

Journal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures
2002English

Deep Submicron Interconnect Timing Model With Quadratic Random Variable Analysis

2008English

The Role of Temperature in Testing Deep Submicron CMOS ASICs

2000English

Wire-Demotion for Static Timing Optimization in Advanced Technology Nodes

Journal of Engineering and Applied Sciences
Engineering
2019English

Temperature-Scaling Theory for Deep-Submicron Channel MOSFET Operated at Low Temperature

IEEJ Transactions on Electronics, Information and Systems
Electronic EngineeringElectrical
1990English

Leakage Current in Deep-Submicron Cmos Circuits

Journal of Circuits, Systems and Computers
HardwareElectronic EngineeringElectricalArchitecture
2002English

A State of the Art Multilevel Interconnect Technology and the Future Prospects

Seimitsu Kogaku Kaishi/Journal of the Japan Society for Precision Engineering
Mechanical Engineering
2008English

A Novel High-Performance Lekage-Tolerant, Wide Fan-In Domino Logic Circuit in Deep-Submicron Technology

Circuits and Systems
2015English

A New Wire Optimization Approach for Power Reduction in Advanced Technology Nodes

Advances in Science, Technology and Engineering Systems
EngineeringAstronomyPhysicsManagement of TechnologyInnovation
2019English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy