Amanote Research
Register
Sign In
Efficient Reversible Arithmetic Logic Units Designs and Evaluation
doi 10.18178/wcse.2017.06.178
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 2017
Authors
Unknown
Publisher
WCSE
Related search
Genetic Algorithm for Constructing Functional Tests of Arithmetic Logic Units
EasternEuropean Journal of Enterprise Technologies
Control
Electronic Engineering
Industrial
Mechanical Engineering
Energy Engineering
Applied Mathematics
Systems Engineering
Manufacturing Engineering
Computer Science Applications
Electrical
Innovation
Management of Technology
Power Technology
Efficient Algorithms for Optimal 4-Bit Reversible Logic System Synthesis
Journal of Applied Mathematics
Applied Mathematics
Efficient Adder Circuits Based on a Conservative Reversible Logic Gate
Accuracy-Configurable Adder for Approximate Arithmetic Designs
Reversible Logic Circuit Synthesis
IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers
Computer Science Applications
Computer Graphics
Computer-Aided Design
Software
Reversible Logic Circuit Synthesis
Polynomial Arithmetic Using Sequential Stochastic Logic
Reversible Logic Elements With Memory
Theory of Reversible Computing
On Designs of Radix Converters Using Arithmetic Decompositions
