Ultralow-Power CMOS/SOI Circuit Technology

IEEJ Transactions on Electronics, Information and Systems - Japan
doi 10.1541/ieejeiss.126.725
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Institute of Electrical Engineers of Japan (IEE Japan)

Related search

Temperature-Compensated CMOS Current Reference Circuit for Ultralow-Power Subthreshold LSIs

IEICE Electronics Express
Electronic EngineeringCondensed Matter PhysicsOpticalElectricalMagnetic MaterialsElectronic
2008English

Low Voltage SOI Circuit Technology

2001English

Class J Power Amplifier for 5G Applications in 28 Nm CMOS FD-SOI Technology

Journal of Integrated Circuits and Systems
Electronic EngineeringElectrical
2018English

A 1.9 GHZ High Efficiency Class-F SOI CMOS Power Amplifier

2015English

A Theoretical Study of Low Power Soi Technology

IOSR Journal of VLSI and Signal Processing
2013English

Ultralow-Power and Secure S-Box Circuit Using FinFET Based ECRL Adiabatic Logic

Journal of Science and Technology
2018English

Techniques for Sub-Threshold Leakage Reduction in Low Power CMOS Circuit Designs

International Journal of Computer Applications
2014English

A Low Power CMOS Analog Circuit Design for Acquiring Multichannel EEG Signals

International Journal of VLSI Design & Communication Systems
2015English

Performance Analysis of a Universal Circuit for Reversible ALU Using QCA & CMOS Technology

International Journal of Engineering and Technology(UAE)
ArchitectureHardwareEngineeringChemical EngineeringBiotechnologyEnvironmental EngineeringComputer Science
2018English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2024 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy