Amanote Research
Register
Sign In
A Theoretical Study of Low Power Soi Technology
IOSR Journal of VLSI and Signal Processing
doi 10.9790/4200-0253037
Full Text
Open PDF
Abstract
Available in
full text
Date
January 1, 2013
Authors
Vandana B
Publisher
IOSR Journals
Related search
Low Voltage SOI Circuit Technology
Ultralow-Power CMOS/SOI Circuit Technology
IEEJ Transactions on Electronics, Information and Systems
Electronic Engineering
Electrical
A Study in Low-Power Wireless Transceiver Architectures in Submicron CMOS Technology
Ambipolar Reduction Methodology for SOI Tunnel FETs in Low Power Applications: A Performance Report
International Journal of Recent Technology and Engineering
Engineering
Management of Technology
Innovation
Class J Power Amplifier for 5G Applications in 28 Nm CMOS FD-SOI Technology
Journal of Integrated Circuits and Systems
Electronic Engineering
Electrical
Exploring SOI Device Structures and Interconnect Architectures for Low-Power High-Performance Circuits
IEE Proceedings - Computers and Digital Techniques
Design a Low Power Half-Subtractor Using .90µm CMOS Technology
IOSR journal of VLSI and Signal Processing
Research on Low Power Consumption Technology of Zigbee Network
DEStech Transactions on Computer Science and Engineering
Fin-Fet Technology for Ultra Low Power Design
International Journal on Intelligent Electronic Systems
