Techniques for Sub-Threshold Leakage Reduction in Low Power CMOS Circuit Designs

International Journal of Computer Applications
doi 10.5120/17082-7533
Full Text
Abstract

Available in full text

Date
Authors
Publisher

Foundation of Computer Science

Related search

A New Technique for Leakage Power Reduction in CMOS Circuit by Using DSM

International Journal of Computer Applications
2017English

Analysis of Leakage Power Reduction Techniques for Low Power VLSI Design

International Journal of Computer Applications
2013English

Design Techniques for Gate-Leakage Reduction in CMOS Circuits

English

A Gate-Level Leakage Power Reduction Method for Ultra-Low-Power CMOS Circuits

English

An Algorithm for Leakage Power Reduction Through IVC in CMOS VLSI Digital Circuits

International Journal of Computer Applications
2014English

Variability-Conscious Circuit Designs for Low-Voltage Memory-Rich Nano-Scale CMOS LSIs

Lecture Notes in Computer Science
Computer ScienceTheoretical Computer Science
2011English

A Low Power CMOS Analog Circuit Design for Acquiring Multichannel EEG Signals

International Journal of VLSI Design & Communication Systems
2015English

Runtime Mechanisms for Leakage Current Reduction in CMOS VLSI Circuits

English

Performance Comparison of Digital Circuits Using Subthreshold Leakage Power Reduction Techniques

Journal of Engineering Research
Engineering
2017English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2025 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy