A Memory-Based IPv6 Lookup Architecture Using Parallel Index Generation Units

IEICE Transactions on Information and Systems- Japan

doi 10.1587/transinf.2014rcp0006

Full Text

Abstract

Available in

Date

Authors

Publisher

Institute of Electronics, Information and Communications Engineers (IEICE)

Related search

IPStash: A Power-Efficient Memory Architecture for IP-lookup

English

An Efficient Parallel IP Lookup Technique for IPv6 Routers Using Multiple Hashing With Ternary Marker Storage

African Journal of Information & Communication Technology
2011English

A Multi-Stage IPv6 Routing Lookup Algorithm Based on Hash Table and Multibit Trie

DEStech Transactions on Computer Science and Engineering
2017English

Parallel Matrix Multiplication on Memristor-Based Computation-In-Memory Architecture

2016English

An IPv6 Address Lookup Algorithm Based on Multi-Bit Trie and Prefix Hierarchy

DEStech Transactions on Engineering and Technology Research
2017English

Optimum Capacity Allocation of Distributed Generation Units Using Parallel Pso Using Message Passing Interface

International Journal of Research in Engineering and Technology
2013English

Investigating Memory Optimization of Hash-Index for Next Generation Sequencing on Multi-Core Architecture

2012English

Design of a Parallel VLSI Processor for Road Extraction Based on Logic-In-Memory Architecture

Transactions of the Society of Instrument and Control Engineers
2000English

Efficient Lookup Table-Based Adaptive Baseband Predistortion Architecture for Memoryless Nonlinearity

Eurasip Journal on Advances in Signal Processing
HardwareElectronic EngineeringSignal ProcessingElectricalArchitecture
2010English

Amanote Research

Note-taking for researchers

Follow Amanote

© 2026 Amaplex Software S.P.R.L. All rights reserved.

Privacy PolicyRefund Policy